1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
/************************************************************************
* RSTP library - Rapid Spanning Tree (802.1t, 802.1w)
* Copyright (C) 2001-2003 Optical Access
* Author: Alex Rozin
*
* This file is part of RSTP library.
*
* RSTP library is free software; you can redistribute it and/or modify it
* under the terms of the GNU Lesser General Public License as published by the
* Free Software Foundation; version 2.1
*
* RSTP library is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser
* General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public License
* along with RSTP library; see the file COPYING. If not, write to the Free
* Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
* 02111-1307, USA.
**********************************************************************/
/* Note: this state mashine distinkts from described in P802.1t Clause 18. */
/* I am ready to discuss it */
#include "base.h"
#include "stpm.h"
#include "stp_vectors.h"
#define STATES { \
CHOOSE(DISABLED), \
CHOOSE(DETECTED), \
CHOOSE(DELAYED), \
CHOOSE(RESOLVED) \
}
#define GET_STATE_NAME STP_edge_get_state_name
#include "choose.h"
#define DEFAULT_LINK_DELAY 3
void
STP_edge_enter_state (STATE_MACH_T *s)
{
register PORT_T *port = s->owner.port;
switch (s->State) {
case BEGIN:
break;
case DISABLED:
port->operEdge = port->adminEdge;
port->wasInitBpdu = False;
port->lnkWhile = 0;
port->portEnabled = False;
break;
case DETECTED:
port->portEnabled = True;
port->lnkWhile = port->LinkDelay;
port->operEdge = False;
break;
case DELAYED:
break;
case RESOLVED:
if (! port->wasInitBpdu) {
port->operEdge = port->adminEdge;
}
break;
}
}
Bool
STP_edge_check_conditions (STATE_MACH_T *s)
{
register PORT_T *port = s->owner.port;
/* If we're disabled, then stay that way. */
if (!port->adminEnable) {
if (s->State == DISABLED)
return False;
else
return STP_hop_2_state (s, DISABLED);
}
switch (s->State) {
case BEGIN:
return STP_hop_2_state (s, DISABLED);
case DISABLED:
if (port->adminEnable) {
return STP_hop_2_state (s, DETECTED);
}
break;
case DETECTED:
return STP_hop_2_state (s, DELAYED);
case DELAYED:
if (port->wasInitBpdu) {
#ifdef STP_DBG
if (s->debug)
stp_trace ("port %s 'edge' resolved by BPDU", port->port_name);
#endif
return STP_hop_2_state (s, RESOLVED);
}
if (! port->lnkWhile) {
#ifdef STP_DBG
if (s->debug)
stp_trace ("port %s 'edge' resolved by timer", port->port_name);
#endif
return STP_hop_2_state (s, RESOLVED);
}
break;
case RESOLVED:
break;
}
return False;
}
|