1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/*
* CDDL HEADER START
*
* Copyright(c) 2007-2009 Intel Corporation. All rights reserved.
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at:
* http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When using or redistributing this file, you may do so under the
* License only. No other modification of this header is permitted.
*
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2009 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
* Copyright (c) 2017, Joyent, Inc.
* Copyright 2026 Oxide Computer Company
*/
#include "ixgbe_sw.h"
uint16_t
ixgbe_read_pci_cfg(struct ixgbe_hw *hw, uint32_t reg)
{
return (pci_config_get16(OS_DEP(hw)->cfg_handle, reg));
}
void
ixgbe_write_pci_cfg(struct ixgbe_hw *hw, uint32_t reg, uint32_t val)
{
pci_config_put16(OS_DEP(hw)->cfg_handle, reg, val);
}
/*
* This is our last line of defense against a hardware device that has decided
* to somehow disappear without our knowledge of it. To try and deal with this,
* we'll read the status register and see if it returns all 1s, indicating an
* invalid read. Note the status register is defined to have bits in all current
* revisions that are hardwired to zero.
*/
boolean_t
ixgbe_removed(struct ixgbe_hw *hw)
{
uint32_t val;
val = IXGBE_READ_REG(hw, IXGBE_STATUS);
if (val == PCI_EINVAL32) {
ixgbe_t *ixgbe = OS_DEP(hw)->ixgbe;
ixgbe_error(ixgbe, "failed to read status register: device "
"may be gone");
if (ixgbe->ixgbe_ks != NULL) {
ixgbe_stat_t *s = ixgbe->ixgbe_ks->ks_data;
s->dev_gone.value.ui64++;
}
return (B_TRUE);
}
return (B_FALSE);
}
void *
ixgbe_malloc(struct ixgbe_hw *hw, size_t len)
{
VERIFY3U(len, !=, 0);
return (kmem_alloc(len, KM_SLEEP));
}
/*
* Simple calloc that panics on overflow.
*/
void *
ixgbe_calloc(struct ixgbe_hw *hw, size_t nelem, size_t eltsize)
{
VERIFY3U(nelem, !=, 0);
VERIFY3U(eltsize, !=, 0);
size_t total = nelem * eltsize;
VERIFY3U(total / nelem, ==, eltsize);
return (kmem_zalloc(total, KM_SLEEP));
}
void
ixgbe_free(struct ixgbe_hw *hw, void *buf, size_t len)
{
VERIFY3U(len, !=, 0);
return (kmem_free(buf, len));
}
void
ixgbe_init_lock(struct ixgbe_hw *hw, struct ixgbe_lock *lock)
{
ixgbe_t *ixgbe = OS_DEP(hw)->ixgbe;
mutex_init(&lock->il_mutex, NULL, MUTEX_DRIVER,
DDI_INTR_PRI(ixgbe->intr_pri));
}
void
ixgbe_destroy_lock(struct ixgbe_lock *lock)
{
mutex_destroy(&lock->il_mutex);
}
void
ixgbe_acquire_lock(struct ixgbe_lock *lock)
{
mutex_enter(&lock->il_mutex);
}
void
ixgbe_release_lock(struct ixgbe_lock *lock)
{
mutex_exit(&lock->il_mutex);
}
|